

Application No. 09/710,192
Amendment Date September 30, 2003
Reply to Office Action dated September 23, 2003

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

14. (previously added) In an information processing system, having a plurality of modules including a processor, a cache memory, a main memory and a plurality of I/O devices, a data streamer for performing data transfer operations between said modules comprises:

a channel state memory configured to store a first allocated channel information corresponding to a data transfer operation from a source module to said data streamer, and further configured to store a second allocated channel information corresponding to said data transfer operation from said data streamer to a destination module; and

a buffer memory allocated to said data transfer operation for receiving data provided by said source module in accordance with said first allocated channel information and providing said received data to said destination module in accordance with said second allocated channel information.

15. (currently amended) The data streamer in accordance with claim [1] 14 wherein said channel state memory stores information corresponding to a plurality of data transfer operations between said modules.

Application No. 09/710,192
Amendment Date September 30, 2003
Reply to Office Action dated September 23, 2003

16. (currently amended)The data streamer in accordance with claim [1] 14, wherein a buffer memory is allocated for each one of said data transfer operations and the size of said buffer memory variably changes in accordance with the size of data in a corresponding data transfer operation.

17. (previously added)The data streamer in accordance with claim [3] 16 wherein the data transfer rate from a source module to a corresponding buffer in said buffer memory, is different than the data transfer rate from said buffer memory to a destination module.

18. (currently amended)The data streamer in accordance with claim [4] 17 wherein said first allocated channel information includes a first channel descriptor, wherein said data transfer operation from a source module to said buffer is accomplished in accordance with said first channel descriptor.

19. (currently amended)The data streamer in accordance with claim [5] 18, wherein said second allocated channel information includes a second channel descriptor, wherein said data transfer operation from said buffer to said destination module is accomplished in accordance with said second channel descriptor.

20. (currently amended)The data streamer in accordance with claim [6] 19, wherein said first and said second channel descriptors have a different format.

Application No. 09/710,192
Amendment Date September 30, 2003
Reply to Office Action dated September 23, 2003

21. (currently amended) The data streamer in accordance with claim [1] 14 wherein said data transfer operation from a source module to a destination module includes a data cache operation having a coherent allocation policy.

22. (currently amended) The data streamer in accordance with claim [1] 14 wherein said data transfer operation from a source module to a destination module includes a data cache operation having a coherent no-allocation policy.

23. (currently amended) The data streamer in accordance with claim [1] 14 wherein said data transfer operation from a source module to a destination module includes a data cache operation having a non-coherent no-allocation policy.

33. (previously added) In an information processing system, having a plurality of modules including a processor, a cache memory, a main memory and a plurality of I/O devices, a method for performing data transfer operations between said modules comprising the steps of:

storing a first allocated channel information corresponding to a data transfer operation from a source module to a buffer memory;

storing a second allocated channel information corresponding to said data transfer operation from said buffer memory to a destination module;

Application No. 09/710,192
Amendment Date September 30, 2003
Reply to Office Action dated September 23, 2003

receiving data provided by said source module in accordance with said
first allocated channel information; and

providing said received data to said destination module in accordance with
said second allocated channel information.

34. (currently amended)The method in accordance with claim [20] 33 further
comprising the step of storing a plurality of said channel information each of which
corresponding to a data transfer operation.

35. (currently amended)The method in accordance with claim [21] 34, further
comprising the step of allocating a buffer memory space within said buffer memory , and
changing the size of said buffer memory space in accordance with the size of data in a
corresponding data transfer operation.

36. (currently amended)The method in accordance with claim [22] 35 further
comprising the step of setting the data transfer rate from a source module to a corresponding
buffer memory space at a different rate than the data transfer rate from said buffer memory space
to a destination module.

37. (currently amended)The method in accordance with claim [23] 36, further
comprising the step of transferring data in accordance with a predetermined channel descriptor.

Application No. 09/710,192
Amendment Date September 30, 2003
Reply to Office Action dated September 23, 2003

c 38. (currently amended) The method in accordance with claim [24] 37 data streamer in accordance with claim 14 wherein said data transfer operation from a source module to a destination module includes a data cache operation having a coherent allocation policy.

39. (currently amended) The data streamer in accordance with claim [20] 33 further comprising the step of providing data transfers having a data cache operation with a coherent no-allocation policy.

40. (currently amended) The data streamer in accordance with claim [20] 33 further comprising the step of providing data transfers having a data cache operation with a non-coherent no-allocation policy.
